I.
Introduction:
The adder-subtractor composite unit has a vast application in binary arithmetic operations in digital technology. The addition of multiple bit numbers can be accomplished using several full adders [3] . Composite unit simplifies the complexity by adding two circuits in a single one. This circuit is capable of adding and/or subtracting two 4bit numbers resulting in a 5bit result with an additional bit representing the sign of the output. The subtraction of two binary numbers may be accomplished by taking the 2's complement of the subtrahend and adding to the minuend [1] . Control sign input in the present study controls the sign of the inputs as per requirement and thus can control the addition and subtraction using 2's complement method in parallel binary full adder circuit. This circuit have inputs i.e. X (X 3 
II.

Theory:
This circuit(Fugure-1) have total ten inputs i.e. X 3 ,X 2 ,X 1 ,X 0 as to represent 1st 4 bit input A; Y 3 ,Y 2 ,Y 1 ,Y 0 as to represent 2nd 4 bit input B, C A (Control sign input of A) and C B (Control sign input of Y). Control sign input is 0 when number is positive and 1 when number is negative. We are using parallel 4 bit adder circuit by cascading 4 full adders, xor gates as control inverter and other simple logic gates [5, 6] . Here T (C A XOR C B ) is 1st parallel adder's complement controller factor. In 1st parallel adder two 4 stage xor gate are used to complement the binary values of X and Y according to the requirement [4] . T is connected with 1st parallel adder's carry input to implement the 2's complement method. C A * is the complement controller of X and C B * is the complement controller of Y. Cout1 is the final carry output from the 1st parallel adder. The sum outputs of 1st parallel adder are connected with another 4 stage xor gates as controlled inverter [3] . K is the 2nd parallel adder's complement controller factor. The output of xor gates are connected with the B 3 , B 2 , B 1 , & B 0 of the 2nd parallel adder [2] . In 2nd parallel adder A 3 , A 2 , A 1 are connected with ground and A 0 is connected with K to implement the 2's complement of the output when required. From 2nd parallel adder we get the outputs S 3 
III. Result and analysis:
By using logisim software I am constructing the circuit diagram used in Fig-1 . The simulation results are showing in Table-1, Table- Table- 
IV.
Conclusion:
The present circuit represents 6 output bit. 6 th (MSB) output bit is the sign magnitude bit to represent the sign of the output. 5 th output, C out , is the extra output representing as C out =0, when the result lies in between 0 to 15 and as C out = 1 when the result exceed the range. The last four outputs S 3 , S 2 , S 1 & S 0 are the normal output to represent the data. By this Process desired and accurate result may be obtained depending on the value and sign of the inputs. Moreover, the present endeavour encompasses the use of the simple logic gates and costing to a minimum range enable to use in an economic manner in practical applicable field. By using this circuit we can perform 4 bit operation only, but we can implement the same logic over higher number of bits also. In future I want to design an arithmetic circuit which is capable of using BCD and Excess-3 codes.
